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Absfracl-This paper presents the design and analysis 
of a pulse-width-modulation based sliding mode voltage 
controller for buck converters from a circuit design 
perspective. A practical design approach which aims a t  
systematizing the procedure for the selection of the control 
parameters is introduced. Additionally, a simple analog 
form of the controller for practical realization is provided. 
I t  is found that this controller adopts a structure similar 
to the conventional pulse-width-modulated voltage mode 
controller. Simulation and experimental results show that 
the response of the converter agrees with the theoretical 
design. 
I. INTRODUCTION 
Sliding mode (SM) controllers are well known for their 
robustness and stability. Most of the previously proposed 
SM controllers for switching power converters are hysteresis- 
modulation (HM) (or delta-modulation) based [ 1]-[6]. Natu- 
rally, they inherit the typical disadvantages of having variable- 
switching-frequency operation and being highly control sensi- 
tive to noise. Possible solutions are to incorporate constant 
timer circuits into the hysteretic SM controller to ensure 
constant switching frequency operation [SI, or to use adaptive 
hysteresis hand that varies with parameter changes to control 
and fixate the switching frequency [6].  However, these solu- 
tions require additional components and are unattractive for 
low cost voltage conversion applications. 
An alrernative solution to this is to change the modulation 
method of the SM controllers from HM to pulse-width- 
modulation (PWM). To the authors' knowledge, this concept 
was first published in [7]. The idea is based on the assumption 
that at a high switching frequency, the control action of a 
sliding mode controller is equivalent to the duty cycle control 
action of a PWM controller. Hence, the migration of a sliding 
mode controller from being HM based to PWM based is made 
possible. This proof was rigourously shown in a companion 
paper [SI by the same authors. However, the work presented 
is theoretical, and falls short of a practical consideration on 
its implementation. 
In another paper [9], some possible practical methods of 
implementing a SM controller on buck type converters are 
described. Termed as the indirect implementations of sliding 
mode control, it is basically a straightforward circuit represen- 
tation of the idea provided in [7]. Although the discussion in  
[9] gives a clear direction as to how such controllers may be 
developed, i t  provides only an overview of the PWM based 
SM controller. 
Hence, in this paper, we present the design of a PWM based 
sliding mode voltage controlled (SMVC) buck converter, with 
emphasis on its practical and implementation details, from a 
circuit design perspective, using the theoretical groundwork 
established in [7] and [SI. In contrast to [7], the design of this 
controller at circuit level involves a different set of engineering 
difficulty and consideration. Additionally, we introduce a prac- 
tical approach to the design and selection of the sliding coeffi- 
cients of the controller. This approach systematizes the design 
procedure. It should be noted that it can also be employed 
for the design of other PWM based SM power converters. 
Finally, an analog form of the controller that is suitable for 
practical realization is provided. This controller can be easily 
implemented from the derived mathematical expressions with 
only a few operational amplifiers and analog ICs. Simulations 
and experiments are performed on the proposed converter to 
validate the theoretical design. 
11. THEORETICAL DERIVATION 
This section covers the theoretical aspects of the SMVC 
converter. A practical method of designing the sliding coeffi- 
cients is also introduced. 
A. Mathematical Model of an Ideal Sliding Mode PID Voltage 
Confmlled Buck Converter 
Fig. I .  Basic structure of an SMVC buck convener system 
Fig. 1 shows an SMVC buck converter. Here, the voltage 
error XI. the voltage error dynamics (or the rate of change of 
voltage error) 22, and the integral of volfage error z3, can he 
expressed as 
5 1  = Kef -BV, 
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where C, L, and RL are the capacitance, inductance, and load 
resistance respectively; Vref, K, and PV, are the reference, 
input. and sensed output voltage respectively; and 'U = 1 or 
0 is the switching state of power switch SW. Then, the state 
space model of the system can be derived as 
X = k r + B u + D  (2) 
where 
0 1 0  0 
A = [-e -$E 81; .=[-PI, 
D = [#I, and x =  E:]. 
The basic idea of SM control is to design a certain sliding 
surface in its control law that will direct the trajectory of the 
state variables towards a desired origin when coincided. For 
our system's model, it is appropriate to have a control law that 
adopts a switching function such as 
1 
2 U = -(1 +sign(S)) (3) 
where S is the instantaneous state variable's trajectory, and is 
described as 
S = ~ ~ 1 x 1  + a 2 5 2  + a 3 2 3  = JTx, (4) 
with JT = (a1 a2 (231 and al,az, and a3 representing the 
control parameters termed as sliding coefficients. 
E. Stability Analysis in Circuit Terms 
As in all other SM control schemes, the determination of 
the ranges of employable sliding coefficients for the SMVC 
converter must go through the process of analyzing the sta- 
bility behavior of the controllerlconverter system using the 
Lyapunov's Direct Method [ I l l .  This is performed by firstly 
combining (Z), (3), and the time derivative of (4) to give 
1 1 
2 2 
S = JTkr + -JTB + -JTB sign(S) + JTD. ( 5 )  
Multiplying (5 )  by (4) gives the Lyapunov function candidate 
1 1 S S  = s J'AX + ? J ~ B  + , J ~ B  sign(S) + J ~ D  1 I 
+ 5lS1JTB. (6) 
To achieve global reachability and asymptotic stability, the 
Lyapunov function is evaluated as S S  < 0, which can he 
written as 
(7) 
S,,, =FAX + J ~ B  + J ~ D  < 0 { Ss,o = J ~ A X  + J ~ D  > 0, 
i.e., 
J ~ A X  + J ~ B  + J ~ D  < o < J ~ A X  + J ~ D  (8) 
or rearranged in scalar representation, 
(; R;c) i c + m  < PK. a 3  
a2 
0 < LC- (Kef - PV,)-PL - - -
(9) 
where ic is the capacitor current. 
The above inequalities give the conditions for stability and 
provide a range of employable sliding coefficients. However, 
other than stability, no information relating the sliding coeffi- 
cients to the converter performance is provided. 
C. Sfability Condition Wifh Design Parameters Consideration 
To alleviate the above prohlem, we propose to first tighten 
the design constraints by absorbing the actual operating pa- 
rameters into the inequality. This is done by decomposing 
(9) into two sections of inequalities and considering them as 
individual cases with respect to the polarity of the capacitor 
current flow. Since in practice 2 > &, the left inequality 
of (9) is implied by 
which can be rearranged to give 
( 1 1 )  
a1 P K + L C 2 ( K e r  - O K )  1 
e2 PL liCj 
+- RLC ' - <  
and the right inequality of (9) is implied by 
which can be rearranged to give 
where ic is the peak magnitude of the bidirectional capacitor 
current flow. Next, equations (1  1) and (13) can he recombined 
and further tightened by considering the range of input and 
loading conditions of the converter to give 
1 
1 . -  I 
where RL(max) is the maximum load resistance and K(,nin) is 
the minimum input voltage, which the converter is designed 
for. Additionally, the peak capacitor current 2 6  IS the maxi- 
mum inductor current ripple during steady state operation. 
Theoretically, one may assume that at steady state operation, 
the actual output voltage V, is ideally a pure DC waveform 
whose magnitude is equal to the desired output voltage Vod = 9. However, this is not true in practice. Due to the limitation 
of finite switching frequency, there will always be some steady 
state DC error between V, and Vodr even with the error- 
reducing integral controllers (i.e. PI, PID). It is important 
to take this error into consideration for the design of the 
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< 
'CY1 0.95 Vod 1 CONTROLLER -<- + 
a2 RL(,,,)C This section details the implementation of PWM based 
SMVC buck converter. 
A. Derivation of PWM Control Law 
It was previously derived in [8] that the control method [IO] 
in sliding mode control is effectively a duty cycle control. 
From [lo], the equivalent control input U , ~  can be formulated 
by setting the time differentiation of (4) as S = 0, i.e 
for v(,,,in) 2 (1.95 + 0.05 LcZ) Vod 
(15) 
(1 + 0.05 LcZ) Kd 1 
RL(mu)C 
+ a1 K(min) -<-- 
L liCl L licl 
for K(,,,in) < (1.95 + 0.05 Lcz) Vod 
d2x1 dxi 
- + 2gw. - dt + Wn=xl = 0 dt2 
where w, = fi is the undamped natural frequency and 
C = + is the damping ratio. Recall that there are three 
possib e types of response in a linear second-order system: 
under-damped (0 5 5 < l ) ,  critically-damped (C = l ) ,  and 
over-damped (C > 1). For ease of discussion, we choose to 
design the controller for critically-damped response', i.e., 
z1(t) = (A1 + Azt)e-w'zt ,  for t 2 0 (18) 
where At  and Az are determined by the initial conditions of 
- 
manifold S = 0. 
D is expressed as 
In terms of PWM based controlled system, the duty cycle 
D=& (25) 
vramp 
where V, is the control signal to the pulse-width modulator 
and RSmp is the peak magnitude of the constant ramp signal. 
Since D is also continuous and bounded by 0 < D < 1, it 
may also be written in the form 
0 < v, < Ramp. (26) 
the system. In a critically-damped system, the bandwidth of 
the controller's response f ~ w  is Comparing the equivalent control and the duty ratio control [SI, the following relationships can be established 
f B W  = 2rr (1% V,  =u4* and KamP =OK (27) 
'The design for an under-damped conlmller can be performed using a for the practical imp1ementation Of pWM based SMVC con- 
similar procedure as discussed hereafter troller. 
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Fig. 2. 
convener. 
Schematic diagram of  the proposed PWM based SMVC buck 
B. Implementation of Controller 
Fig. 2 shows the schematic diagram of the proposed PWM 
based SMVC buck converter. The controller design is based 
on (24) and (27). It basically adopts the structure of a voltage 
mode PWM controlled converter. Interestingly, this controller 
also inherits the input feedrfonvard voltage control scheme 
of conventional PWM voltage mode control in its operation 
since the input ramp signal Vramp for modulation has peak 
magnitude that is proportional to the input voltage V, (refer to 
(27)). 
Briefly, the design of this controller can be summarized as 
follows: selection of the desired frequency response's band- 
width, calculation of the corresponding sliding coefficients 
using (20); inspection of the sliding coefficients's appropri- 
ateness using stability condition (15); and formulation of the 
continuous conduction mode for V, = 18 V to 30 V and 
i~ = 0.5 A to 4 A. The calculated critical inductance is &,it = 
36 pH. The minimum required capacitance is Cmi. = 9 pF. 
The maximum allowable peak-to-peak ripple voltage is 50 mV. 
To study the compliance of the design equations with the 
performance and its relationship with the transient response, 
the controller is designed for two different bandwidths: at one 
twentieth and at one tenth of the switching frequency fs. 
i.e., fBW = I O  kHz (i.e. first order response time constant 
710 k~~ = 15.915 ps) and f ~ w  = 20 kHz (i.e. 720 k~~ = 
7.956 ps). The controller is designed for maximum load 
current (i.e. minimum load resistance RL(min)) 
A. Steady State Performance 
Figs. 3 and 4 show the simulated (left) and experimental 
(right) waveforms during steady state operation, for the SMVC 
converter with the 20 kHz bandwidth controller operating at 
full load (i.e. RL = 3 R). It can be seen that except for 
some ringing noise in the experimentally captured V, and V, 
waveforms, the simulated and experimental waveforms are in 
good agreement. The mgn  difference is that for the simulation, 
output voltage ripple V, i;: 1 4  mV (i.e. < 0.035 % of 
V0& and for the experiment, V, i;: f 8  mV (i.e. < 0.07 % 
of V,& This discrepancy is mainly due to the presence of 
parasitic resistance and equivalent series inductance (ESL) of 
the capacitor in the practical converter, which are not modeled 
in the simulation program. 
Fig. 5 shows the corresponding set of experimental wave- 
forms for the SMVC converter with the I O  kHz bandwidth 
controller operating at full load (i.e. RL = 3 n). Except for 
V,, there is no major difference between these waveforms 
and the experimental waveforms in Figs. 3 and 4. Due to the 
higher magnitude of the sliding coefficients, V, of the 20 kHz 
bandwidth controller has a higher peak-to-peak value than V, 
of the I O  kHz bandwidth controller. 
control equations by substituting the calculated parameters into 
(24) and (27). B. Steady State DC Error at Different Loading Condifions 
Iv .  SIMULATION A N D  EXPERIMENTAL RESULTS 
TABLE I 
SPECIFICATION OF BUCK CONVERTEK 
Description Parameter Nominal Value 
Input "Ollage v, 24 v 
Capacitance C 150 pF 
Capacitor ESR TC 21 m a  
Inductance L 100 pH 
Inductor resistance TL 0.12 R 
Switching frequency fs 2M1 kHz 
Minimum load resistance RL(,in) 3 0  
Maximum load resistance RL(maxl 24 
Desired output voltage vod 12 v I 
Fig. 6 shows a plot of the measured DC output voltage 
againsl the different operating load resistances. At full load 
operation (i.e. RL = 3 R), the converter employing the 20 kHz 
bandwidth controller has a steady state DC output voltage of 
11.661 V, which corresponds to a -2.825 % deviation from 
Vod. The plot also shows that even though V, increases with 
RL, V, is always less than Vod. This agrees with the previous 
assumption that the output voltage of PWM based system is 
always below the desired voltage. Furthermore, it also shows 
that the converter has satisfactory load regulation, having only 
a 0.151 V deviation in V, for the entire load range of 3 R 5 
RL 5 24 R, i.e. the load regulation is only 0.72 % from 
full load to minimum load. 
For the converter employing the I O  kHz bandwidth con- 
troller, the steady state DC output voltage at full load operation . 
IS I 1.633 V, which corresponds to a -3.058 92 deviation from 
V o d .  For the entire load range of 3 R 5 RL 5 24 R, V, has 
a deviation of 0.189 V, i.e. the load regulation e is 0.90 % 
from full load to minimum load. Thus. i t  can be concluded 
The proposed design approach and analog controller for 
the PWM based SMVC buck converter are verified through 
simulation' and experiment. The specification of the converter 
is given in Table 1. The converter is designed to operate in 
is pelfamed using Matlab,Simulink, The step size that the 20 kHz bandwidth controller has better load variation 
property than the I O  kHz bandwidth controller. far all simulations is 10 ns. 
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the 20 kHz bandwidth controller operating at constant load resistancc RL = 3 0. 
Simulated (lee) and experimental (right) waveforms of control signal V,. input ramp Wamp. and generated gate pulse U for SMVC Convener with 
:s ~ 0.02;~ .01; :~ .................................. 
I, $2 0- ., 
$3 a,,-. . . . . .  . . . . . . . . . . . .  3 2  
z i  
o.ozi . . . . . . . . . . .  i .................... i~ ............................................... I 
x 10-3 
- 
1.5 1.505 1.51 1.515 1.52 
Time (s) 
-1. .................................... & .  ..................... ................... ‘ ................................ 
Time (s) I 10.’ 
1.5 1.505 1.51 1.515 142 
. . . .  . . .  
. . 3 .  
. . - . . : . .  
I 
Fig. 4. 
SMVC convener with the 20 kHn bandwidth controller operating at Constant load resistance RL = 3 R. 
Simulated (left) and experimental (right) waveforms of gate pulse U. and the corresponding inductor current iL and output voltage ripple V, for 
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Fig. 5. Experimentai waveforms of control signal V,, inpulramp V,,,,, and genemed gate pulse U (left) and wavefom of gate pulse U, and the 
corresponding inductor current i~ and output voltage ripple V, (right). for the SMVC converter with the 10 kHa bandwidth coniroller operating at load 
resistance RL = 3 R. 
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C. Dynamic Performance An analog form of the controller is also presented. It is found 
The dynamic performance of the controllers is studied using 
a load resistance that alternates between quarter load (12 fl) 
and full load (3 0) at a constant frequency of 5 kHz. Figs. 7 
and 8 show respectively the simulated and experimental output 
voltage ripple (top) and inductor current (bottom) waveforms 
of the converter for both the 10 kHz bandwidth controller (left) 
and the 20 kHz bandwidth controller (right). As illustrated in 
Fig. 7, the simulated output voltage has an overshoot ripple 
of 220 mV (1.83% of V&) and a steady state settling time of 
120 ps for the I O  kHz bandwidth controller, and an overshoot 
ripple of 232 mV (1.93% of Vod) and a steady state settling 
time of 83 p s  for the 20 kHz bandwidth controller, during the 
load changes. As shown in Fig. 8, the output voltage has an 
overshoot ripple of 200 mV (1.67% of Kd) and a steady state 
settling time of 104 ps for the I O  kHz bandwidth controller, 
and an overshoot ripple of 250 mV (2.08% of V o d )  and a 
steady state settling time of 73 /IS for the 20 kHz bandwidth 
controller, during the load changes. 
Furthermore, consistent with a critically-damped response, 
there is no ringing or oscillations in transience. However, 
it should also be mentioned that there are some slight dis- 
agreements between the experimental and simulation results 
in terms of the overshoot ripple magnitudes and the settling 
times. These are mainly due to the modeling imperfection of 
the simulation program, and the parameters' deviation of the 
actual experimental circuits from the simulation program due 
to the variation of the actual components used in the setup. 
V. CONCLUSION 
A PWM based SMVC buck convener is presented from 
a circuit design perspective. The description of the design 
methodology takes into account the different aspects of con- 
verter's operating conditions. A practical approach to the 
design of the sliding coefficients is also proposed in this paper. 
This approach uses an equation that is derived from analyzing 
the dynamic behavior of the convener during sliding mode 
operation, in addition to the stability conditions of the system. 
that the PWM based SM controller adopts a similar structure 
to that of a conventional PWM voltage mode controller. The 
simulation and experimental results show that the response of 
the converter agrees with the theoretical design. 
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